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invention. 
CROSS-REFERENCE TO RELATED 
APPLICATION 
The present application is a divisional of application 
Ser. No. 07/72,706, for “ELECTRONIC FILTERS, 
NAL CONVERSION APPARATUS, HEARING 
AIDS AND METHODS” filed Nov. 15, 1991 by the 2o 
inventors herein which is a divisional of U.S. Pat. No. 
5,111,419 filed Apr. 11, 1988, Ser. No. 180,170, which is 
a continuation-in-part of U.S. Pat. No. 5,016,280 filed 
Mar. 23, 1988, Ser. No. 172,266, which applications are 
hereby incorporated by reference herein. 
FIELD OF THE INVENTION 
The present invention relates to electronic filters, 
signal conversion apparatus and methods of operation 
for electronic systems generally. Applications in elec- 30 
tro-acoustic systems such as hearing aids and public 
address systems are also discussed. 
BACKGROUND OF THE INVENTION 
general, the background of the invention is described by 
way of example in its application to hearing aids. 
A person’s ability to hear speech and other sounds 
well enough to understand them is clearly important in 
employment and many other daily life activities. Im- 40 
provements in hearing aids which are intended to com- 
pensate or ameliorate hearing deficiencies of hearing 
impaired persons are consequently important not only 
to these persons but also to the community at large. 
coassigned U.S. Pat. 4,548,082 by Engebretson (an in- 
ventor herein), Morley (an inventor herein) and Po- 
pelka, which is hereby also incorporated herein by ref- 
erence as an example of an electronic system in which 
the present invention can be used. 
An article on electronic hearing aid problems by one 
of the present inventors (Morley) is “Breaking the fre- 
quency barrier” IEEE Potentials, February 1987, pp. 
15 
REPEATED CHARGE REDISTRIBUTION SIG- 
25 
Without limiting tile scope of the present invention in 35 
Electronic hearing aids and methods are discussed in 45 
50 
32-35. 
“Digital Filtering Using Logarithmic Arithmetic” by 55 
N. G. Kingsbury et al., Electronics Letters 7: 56-58 
(197 1) discusses multiplication by adding logarithms, 
and using a read-only-memory to do addition and sub- 
traction. Logarithmic analog-to-digital and digital- 
“RC Logarithmic Analog-to-Digital (LAD) Conver- 
sion” by E. J. Duke, IEEE Transactions on Instrumen- 
tation and Measurement, February, 1971, utilizes an RC 
circuit approach to conversion. 
Conversion Techniques-Part 11” by R. E. Suarez et al., 
IEEE J. Solid-Sfate Circuits, vol. SC-10, pp. 379-385, 
December 1975, describes a two-capacitor successive 
analog conversion are mentioned. 60 
“All-MOS Charge Redistribution Analog-to-Digital 65 
approximation technique for linear conversion of each 
bit in a digital word. 
Moser U.S. Pat. No. 4,187,413 describes a hearing aid 
with a finite impulse response (FIR) filter and states that 
it can be implemented using only one multiplier in a 
time multiplexed configuration. 
Steager U.S. Pat. No. 4,508,940 suggests a hearing aid 
based on sampled-data analog circuits which has a plu- 
rality of parallel signal channels each including a band- 
pass filter, controlled gain amplifier with volume con- 
trol, circuits for non-linear signal processing and band- 
pass filter. 
Conventionally, a microphone in the hearing aid 
generates an electrical output from external sounds. An 
amplifying circuit in the aid provides a filtered version 
of the electrical output corresponding to the sounds 
picked up by the microphone. The filtering can be due 
to an inherent characteristic of the amplifying circuit or 
may be deliberately introduced. The amplified and fil- 
tered output of the hearing aid is fed to an electrically 
driven “receiver” for emitting sound into the ear of the 
user of the hearing aid. (In the hearing aid field, a re- 
ceiver is the name of an electronic element analogous to 
a loudspeaker or other electroacoustic transducer.) 
Some of the sound emitted by the receiver returns to the 
microphone to add a feedback contribution to the elec- 
trical output of the microphone. The feedback is ampli- 
fied by the hearing aid, and ringing or squealing often 
arise in an endlessly circular feedback process. 
The commercial viability of a hearing aid having 
sophisticated performance features as described in coas- 
signed U.S. Pat. No. 4,548,082 is strongly tied to the 
premise that electronic circuits can be realized in which 
the total power consumption does not exceed a few 
milliwatts. Given the computationally intensive nature 
of the signal processing required to implement filtering 
used in shaping the desired frequency selective response 
as well as the power needed by numerous circuits 
needed for signal conversion and amplification, this is 
an extremely difficult task. Only a few hundred micro- 
watts are available for the filtering in a viable hearing 
aid. 
Sophisticated performance requirements imply a 
massive computational burden. It is believed that mil- 
lions of arithmetic calculations per second are probably 
needed in a sophisticated hearing aid. Generally speak- 
ing, electronic circuitry dissipates more power as per- 
formance increases, unless basic improvements can be 
found. 
SUMMARY OF THE INVENTION 
Among the objects of the present invention are to 
provide improved electronic filters, electronic signal 
conversion apparatus, hearing aids, and methods which 
can provide sophisticated features compatible with 
VLSI and low power constraints; to provide new cir- 
cuit subcombinations which can be used to improve 
electronic systems generally; to provide further im- 
proved electronic filters, electronic signal conversion 
apparatus, hearing aids, and methods which substan- 
tially prevent undesirable feedback ringing and squeal- 
ing; and to provide improved electronic filters, elec- 
tronic signal conversion apparatus, hearing aids and 
other systems which are reliable, compact and economi- 
cal. 
Generally, one form of the invention is an electronic 
filter for filtering an electrical signal. Signal processing 
circuitry therein includes a logarithmic filter having a 
5,357,25 1 
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series of filter stages with inputs and outputs in cascade 
and respective circuits associated with the filter stages 
for storing electrical representations of filter parame- 
ters. The filter stages include circuits for respectively 
adding the electrical representations of the filter param- 
eters to the electrical signal to be filtered thereby pro- 
ducing a set of filter sum signals. At least one of the 
filter stages includes circuitry for producing a filter 
signal in substantially logarithmic form at its output by 
combining a filter sum signal for that filter stage with a 
signal from an output of another filter stage. The signal 
4 
tors so that a redistribution of charge between them 
occurs. Further circuitry, responsive to the circuit for 
temporarily holding the digital value which is to be 
converted to analog form, operates the switch circuit to 
5 make it perform a sequence of the selective operations 
among which operations the redistribution of charge 
repeatedly occurs a number of times, wherein the num- 
ber is a function of the digital value which is to be con- 
verted to analog form, so that the voltage across at least 
10 one of the capacitors after the operations are executed is 
an analog voltage to which the digital value is con- 
processing circuitry produces an intermediate output verted. 
signal, and a multiplexer connected to the signal pro- Generally, a still further additional form of the inven- 
cessing circuit multiplexes the intermediate output sig- tion is an electronic signal conversion apparatus includ- 
nal with the electrical signal to be filtered so that the 15 ing a circuit for temporarily holding a sample of an 
logarithmic filter operates as both a logarithmic prefil- analog signal which is to be converted to a digital value. 
ter and a logarithmic postfilter. Switch circuitry executes selective operations including 
Generally, another form of the invention is an elec- selectively charging at least one of the first and second 
tronic filter for filtering an electrical signal, including a capacitors, selectively discharging at least one of the 
series of Nter stages responsive to the electrical signal 20 first and second capacitors, and selectively connecting 
and having inputs and outputs in cascade. Storage cir- the first and second capacitors so that a redistribution of 
cuitry stores electrical representations of filter parame- charge between them occurs. Another circuit operates 
ters for the filter stages. The series of filter stages in- the switch circuit to make it perform a sequence of the 
clude circuitry for filtering signals through the series of selective operations among which operations the redis- 
filter stages from a first to a last of the filter stages and 25 tribution of charge repeatedly occurs a number of times 
then filtering signals back through the series of filter until a predetermined electrical condition, involving the 
stages from the last to the first of the filter stages to sample of the analog signal, occurs. A digital value is 
produce a filtered signal output. then produced as a function of the number of times the 
Generally, a further form of the invention is an elec- redistribution of charge occurs, so that the digital value 
tronic filter for filtering an electrical signal, including a 30 so produced when the operations are executed is the 
logarithmic filter having a series of filter stages with digital value to which the sample of the analog signal is 
inputs and outputs in cascade and respective circuitry converted. 
associated with the filter stages for storing electrical Other forms of the invention are also disclosed, in- 
representations of filter parameters corresponding to cluding systems and circuits and methods for operating 
logarithms of values of filter coefficients. The filter 35 them. 
stages include adding circuitry for respectively adding Other objects and features will be in part apparent 
the electrical representations of the filter parameters to 
BRIEF DESCRIPTION OF THE DRAWING the electrical signal to be filtered thereby producing a set of filter sum signals. At least one of the filter stages 
includes a circuit for producing a filter signal in substan- 40 FIG. 1 is a pictorial of a user with a hearing aid of the 
tially logarithmic form at its output by combining a invention including an electronic filter according to the 
filter sum signal for that filter stage with a signal from invention, part of the hearing aid shown in cross-sec- 
an output of another filter stage. Further included is tion; 
electronic control means for continually altering the FIG. 2 is a pictorial side view of a hearing aid of the 
electrical representations to vary each filter coefficient 45 prior art having a digital circuit for offsetting feedback; 
in magnitude in substantially constant percentage FIG. 3 is a partially block, partially pictorial diagram 
amounts of the value of that Coefficient at any given of an inventive two-chip digital hearing aid; 
time. FIG. 4 is an electrical block diagram showing inven- 
In general, an additional form of the invention is an tive circuitry for the hearing aid of FIG. 3; 
electronic filter that has first and second VLSI dies and 50 FIG. 5 is a block diagram of a conventional FIR filter 
logarithmic analog-to-digital and digital-to-analog sig- structure; 
nal conversion circuitry fabricated on the first VLSI die FIG. 6 is a partially block, partially schematic dia- 
and including a pair of capacitors having respective gram of a logic circuit for controlling an inventive 
electrical charges and a circuit for redistributing the adaptive filter in FIG. 4; 
charges repeatedly a variable number of times, wherein 55 FIG. 7 is a partially block, partially schematic dia- 
the variable number relates digital to analog. A loga- gram of another form of logic circuit for controlling an 
rithmic filter-limit-filter circuit is fabricated on the sec- inventive adaptive filter for simulating a feedback path; 
ond VLSI die and has a digital input and a digital output FIG. 8 is a graph of coefficient C value versus coeffi- 
respectively connected to the logarithmic signal con- cient number showing adaption in constant percentage 
version circuitry on the first VLSI die. 
Generally, still another form of the invention is an FIG. 9 is a graph of coefficient C value versus coeffi- 
electronic signal conversion apparatus including a cir- cient number showing adaption in constant increments 
cuit for temporarily holding a digital value which is to in a linear adaption approach; 
be converted to analog form. Switch circuits execute FIG. 10 is a block diagram of a logarithmic filter- 
selective operations including selectively charging at 65 limit-filter of the invention; 
least one of first and second capacitors, selectively dis- FIG. 11 is a block diagram of a multiplexed logarith- 
charging at least one of the first and second capacitors, mic multiply accumulate cell (MLMAC) of the inven- 
and selectively connecting the first and second capaci- tion and used in several blocks in FIG. 10; 
and in part pointed out hereinafter. 
60 units in inventive circuitry; 
5,357,25 1 
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FIG. 12 is a block diagram of a hard limiter circuitry 
of the invention used in FIG. 10 
FIG. 13 is a schematic diagram of a switched capaci- 
tor arrangement operated by methods of the invention; 
FIG. 14 is a partially block, partially schematic dia- 
gram of a logarithmic analog-to-digital, digital-to- 
analog signal conversion apparatus of the invention; and 
FIG. 15 is a process flow diagram illustrating some 
inventive methods for operating a logarithmic ADC- 
LDAC conversion apparatus of the invention. 
Corresponding reference characters indicate corre- 
sponding parts throughout the several views of the 
drawings. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
In FIG. 1 a hearing aid 11 receives external sounds at 
an input microphone 13 in an earpiece 14. Microphone 
13 generates an electrical output from sounds external 
to the user of the hearing aid for an over-the-ear-unit 15 
which produces an electrical output for a receiver or 
transducer 17 that emits filtered and amplified sound 
from earpiece 14 into the ear of the user of the hearing 
aid. (In another hearing aid, not shown, the microphone 
13 and receiver 17 are in a behind-the-ear (BTE) unit 
and not in an earpiece, and the improvements described 
herein are equally applicable to this and other units.) 
For purposes of the present disclosure it is important 
to note that some of the sound emitted by receiver 17 
returns to the microphone 13 as feedback indicated by 
arrows such as 19 and 21 from the opening of a channel 
23 by which receiver 17 communicates with the ear 
canal of the user. Other feedback passes through the 
side of earpiece 14 and takes a shorter path to the input 
microphone as illustrated by arrow 25. Some sound 29 
feeds back directly from receiver 17 through interior 
absorber material 27 of earpiece 14 to the microphone 
13. 
Feedback is disadvantageously associated with 
squealing, ringing, erratic operation and instability in 
the operation of hearing aid 11. Accordingly it is desir- 
able to find some way to permit hearing aid 11 to oper- 
ate more satisfactorily even though feedback according 
to the numerous paths indicated by arrows 19, 21, 25 
and 29 unavoidably occurs. 
FIG. 2 shows a side view of hearing aid 11 with its 
over-the-ear unit 15 which includes filtering and ampli- 
fying circuitry. In a clinical fitting procedure, unit 15 is 
loaded with digital information through a connector 35 
connected by a cord 37 from a host computer system 
such as that described in U.S. Pat. 4,548,082 which is 
incorporated herein by reference. After the hearing aid 
11 has been loaded at the clinic with information which 
suits it to ameliorate the particular hearing deficiency of 
the user, connector 35 is detached from the rest of the 
hearing aid and replaced with a battery pack 39 for 
convenient daily use. One type of preferred embodi- 
ment is improved with inventive feedback offsetting 
circuitry that requires no additional information from 
the host system to govern the offsetting operations. 
Hearing aid features, requested by audiologists on the 
basis of past experiences in clinical practice and re- 
search, are in excess of those provided by any aid com- 
mercially available to date. Not only is this gap is be- 
lieved to be unbridgable by using existing unsophisti- 
cated analog amplifier components, but also digital 
signal processing (DSP) strains the power budget of a 
multichannel, ear-level, battery-operated hearing aid. 
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The power drain of current general purpose digital 
signal processors demands frequent replacement of bat- 
teries which impedes acceptance by the very public 
who need extensive processing capability most. 
FIG. 3 shows an inventive two chip VLSI based 
battery-operated hearing aid 41. VLSI, or very large 
scale integration, involves the fabrication of thousands 
of microscopic electronic components on a chip, die or 
substrate. The hearing aid is suitably implemented in 
either analog VLSI or digital VLSI form, and digital 
embodiments are described herein for purposes of ex- 
ample only. One chip or VLSI die 43 is responsible for 
data acquisition and reconstruction while a second chip 
or VLSI die 45 is dedicated to the DSP circuitry. A 
custom digital signal processor, potentially capable of 
performing over 3 million multiply accumulate opera- 
tions per second while consuming less than a fraction of 
a milliwatt, is fabricated on chip 45 to implement a 
four-channel hearing aid. Power consumption is mini- 
mized while maintaining a wide dynamic range through 
the use of signflogarithm arithmetic. This capability 
will allow the processing of several hundred filter taps 
with a 12.5 kHz sampling rate. 
Advantageously, the system architecture is tailored 
to provide the essential functions and to allow reconfig- 
uration of the signal processing elements to implement a 
variety of hearing aid designs. The VLSI digital hearing 
aid 41 has a power consumption that compares favor- 
ably with conventional analog units. 
In FIG. 3 input microphone, or field microphone, 13 
senses external sounds and produces an electrical output 
for an antialiasing filter AAF 51 for low pass filtering 
and cutoff at a Nyquist frequency of about 6 kHz. Loga- 
rithmic analog-to-digital and digital-to-analog signal 
conversion circuitry 53 is fabricated on die 43 and has a 
pair of capacitors having respective electrical charges 
and a circuit for redistributing the charges repeatedly a 
variable number of times, which variable number re- 
lates digital to analog. An all-hardware logarithmic 
filter-limit-filter circuit 55 fabricated on die 45 has a 
digital input 57 and a digital output 59 Connected to the 
logarithmic signal conversion circuitry 53. Circuit 55 
acts as a digital signal processor employing sign- 
/logarithm arithmetic and offering extremely low 
power consumption. The analog microphone output 
(filtered by AAF 51) is connected to the logarithmic 
signal conversion circuitry 53 for conversion to digital 
form for the input 57 of the logarithmic filter-limit-filter 
circuit 55. Receiver 17 is an output transducer con- 
nected via its output amplifier 61 elsewhere to the loga- 
rithmic signal conversion circuitry 53 which converts 
the digital signal at output 59 of the logarithmic filter- 
limit-filter circuit 55 to analog form for receiver 17. 
Timing for the circuits is provided by a piezoelectric 
crystal 62, associated timer circuit 63 and control lines 
64. 
Two separate power sources such as a main battery 
65 and a parameter retention battery 67 are employed to 
separate relatively high-power-consumption circuitry 
in chips 43 and 45 from a parameter memory in chip 45. 
The parameters, downloaded from a host computer 69 
through a serial interface as described in coassigned 
US. Pat. No. 4,548,082 incorporated by reference and 
as further described herein, are all that need to be al- 
tered to fit the response of the digital hearing aid 41 to 
many hearing-impaired patients. Hence, although the 
main battery 65 may discharge over a period of days, 
the parameters that are specific to the patient are re- 
7 
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tained by separate battery 67 for an extended period (a 
year or more). 
As thus described, one chip 4 3  is an Analog Interface 
Chip (AIC) responsible for data acquisition and recon- 
struction while the second chip 45 is dedicated to the 
specific DSP circuitry. AIC chip 43 contains an input 
preamplifier with anti-aliasing filter 51. Conversion 
circuitry 53 is also regarded as acting as a compressor 
and expander to convert the analog input to a logarith- 
mically encoded digital word and the digital output 
samples back to a linear analog voltage. Use of logarith- 
mic circuitry permits substantially reduced power con- 
sumption by the DSP chip 45. The DSP chip 45 accepts 
logarithmically encoded data from the ADC output of 
the AIC chip 43, processes it in accordance with the 
desired hearing-aid response, and then passes the result 
to the DAC function of conversion circuitry 53 for 
conversion back to analog, filtering and driving the 
output transducer. 
In FIG. 4, the system of FIG. 3 is shown in block 
diagram form without regard to arrangement on the 
chips. Further description of circuit 55 now refers to 
FIG. 4. Circuit 55 acts like a bank of four bandpass filter 
channels A, By C and D in a logarithmic domain in 
which the gain and maximum power output of each 
channel can be controlled independently to shape the 
desired response. In concept, each channel has a band- 
pass logarithmic filter 81 called a prefilter followed by 
a hard limiter 83 and a bandpass logarithmic postfilter 
85 that removes distortion introduced by the hard lim- 
iter 83. This nonlinear combination is called a filter- 
limit-filter logarithmic digital filter or logarithmic sand- 
wich filter 87. 
The logarithmic operations for filtering purposes 
herein are now contrasted with the h e a r  operations of 
a conventional finite impulse response (FIR) filter. 
One of the principal factors governing the power 
consumption of a digital filter is the wordlength used. In 
a filter employing linear arithmetic in which the num- 
bers stored in the registers are directly proportional to 
the signal amplitudes, the accuracy of a number de- 
pends on its magnitude. But for adequate signal-to-noise 
ratio and a reasonable wordlength, the dynamic range 
of the filter is severely limited. 
Moreover, the distribution of speech amplitudes, 
often modeled as a Laplacian, has several implications 
with regard to choosing an appropriate number system. 
It is important that any proposed number system con- 
centrate the available resolution near zero while retain- 
ing cognizance of distant states. In the context of infor- 
mation theory it can be shown that for a given number 
of code words the maximum information rate through a 
channel is achieved when all code words are equally 
likely to be transmitted. If the digital code words used 
to represent instantaneous speech pressures are uni- 
formly distributed over a given range, those code words 
representing small changes in pressure will have a much 
higher probability of being used than those words 
which code larger changes in pressure. 
In the embodiment of FIG. 4 computational pro- 
cesses use numbers proportional to the logarithm of the 
signal amplitude. Sign/logarithm arithmetic is espe- 
cially well-suited to a digital hearing aid application, 
fulfding the requirements for wide dynamic range (75 
dB), small wordsize, and sufficient signal-to-noise ratio 
(SNR). RMS signal-to-quantizing noise ratios in excess 
of 30 dB are easily attainable with an 8-bit sign- 
/logarithm representation. Because of the logarithmic 
nature of the number system, the RMS signal-to-noise 
ratio is a constant, independent of signal magnitude, 
distribution, or frequency spectrum. The logarithmic 
data representation permits data compression without 
5 compromising the fidelity of the signals while reducing 
the power consumption and size of the integrated cir- 
cuits dramatically. 
While filtering in the logarithmic mode shows great 
promise, it results in an extremely inefticient implemen- 
10 tation on presently available commercial digital signal 
processors such as the Texas Instruments TMS320. 
Over twenty times as many clock cycles are required to 
process a single FIR tap. A special purpose processor as 
described herein changes this situation dramatically by 
15 processing the samples in a much more efficient man- 
ner. Also, low-power, precision signal conversion cir- 
cuitry described herein for the acquisition and recon- 
struction of the sampled data is key to the successful 
attainment of a practical ear-level digital hearing aid. 
As stated earlier, the implementation of digital filters 
is the primary task of the processor. An FIR filter, as 
illustrated in FIG. 5, can be viewed as a tapped delay 
line in which at each stage the incoming signal is held in 
a register, multiplied by a constant (filter coefficient), 
25 and the product added to the partial sum output of the 
previous stage. However, the multiplication requires 
repeated additions which consume time and scarce 
power. A logarithmic filter, such as 81 or 85 in FIG. 4, 
provides an advantageous alternative to the FIR filter 
30 in these respects. When the logarithmic filter is pre- 
ceded by logarithmic signal conversion and followed by 
antilogarithmic signal conversion, the logarithmic filter 
causes the receiver 17 to produce substantially the same 
acoustic output that it would be caused to emit if a 
35 h e a r  ADC/DAC with a filter-limit-filter using FIR 
prefilter and postfilter were used. 
By processing logarithmically encoded data directly, 
filtering performance is improved, circuit area is re- 
duced, and power consumption is minimized as a result 
of the shorter wordlength required. Furthermore, 
power is not improvidently wasted in converting the 
logarithmically encoded samples to a linear format be- 
fore they can be processed by more conventional pro- 
cessors and re-compressing the output samples before 
Because the theory of the FIR filter is useful in study- 
ing the more advanced subject of the logarithmic filter, 
it is convenient to think in FIR terms when describing 
the logarithmic filter. However, it is emphasized that 
50 the actual circuitry and operations used in the two fil- 
ters are very different. 
In sigdlogarithm arithmetic, multiplication becomes 
simple addition. This means that an add circuit execut- 
ing an add operation is used in a logarithmic filter in- 
55 stead of a multiply circuit executing repeated add oper- 
ations as in an FIR filter. Multiplication in a logarithmic 
filter is exact and introduces no roundoff error. 
A logarithmic operation on two numbers A and B in 
the logarithmic filter which is analogous to adding two 
numbers X and Y, where A is log X by definition and B 
is log Y by definition, is understood by recognizing that 
x+ Y=X(l + Y/x) (1) 
65 Accordingly, the logarithmic operation should com- 
20 
45 they are expanded by a CODEC (coder-decoder). 
pute a number C where 
C=log(X+ r) (2) 
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addition circuits for respectively adding the electrical 
representations of the filter parameters to the electrical 
signal to be filtered thereby producing a set of filter sum 
signals. At least one of the filter stages includes a loga- 
5 rithmic accumulate circuit for producing a filter signal 
Substituting Equation (l), 
C=log(X(l+ Y/X)  (3) 
By reco@izing that the log Of a product is a Sum of in substantially logarithmic form at its output by nodin- logarithms of factors, and the log of a ratio is a differ- early combining a filter sum for that filter stage 
with a signal from an output of another filter stage. 
For the reasons discussed above, the electronic hard- 
10 ware (or software when used) in a logarithmic filter is 
thus very different from that of the FIR filter. 
A filter-limit-filter digital filter by its intervening limit 
Operation d S 0  introduces a nonlinearity which makes 
the filter-limit-filter different from any mere linear filter 
l5 such as the FIR (finite impulse response) filter, even 
when the prefilter and postfilter are linear and not loga- 
rithmic. If the combination of filter, limiter and filter 
were equivalent to any single FIR filter, economy and 
power dissipation considerations would dictate a reduc- 
2o tion in the circuitry to such a single FIR filter, if it 
existed. However, no FIR fdter exists which is equiva- 
ence D of logarithms of dividend and divisor, Equation 
(3) reduces to 
C=logx+log(l +antilog(logY--logx?) 
Since by definition A = log X, B = log Y, and D = B - A, 
the logarithmic operation analogous to adding X and Y 
is given as 
C=A+log(l +antilo@) 
where D is defined to be 
(5)  
D=B-A 
ConsequentlY, the logarithmic add a first Oper- lent to the filter-limit-filter, or sandwich filter. ation of a subtraction corresponding to Equation (61, 
which is electronically implemented by circuitry essen- 
tially similar to an add circuit. Second, an operation log 25 
lookup for instance. Third, the value A is electronically 
added by an add circuit to the result of the table lookup. the is As a result the to 
Multiply Accumulate converter does not produce an analog output in accor- 
( L M ~ )  is used herein to refer to the electronic 30 dance with the filtered signal from the prefilter, nor is 
circuitry in a logarithmic filter which is very different the output of the prefilter itself adapted to the frequency 
from, but analogous to, a stage of and response of the microphone, receiver and ear. Due to 
addition in an FIR filter. In an &bit VLSI of the nonlinearity of the hard limiter, the postfilter does 
a single LMA cell of the present work, less than 25% of not process a in accordance with the signal from 
the table entries for purposes of the table lookup are 35 the analog-to-digital converted signal either. The loga- 
non-zero. The table can be efficiently implemented as a rithmic sandwich filter acts as a 
programmable logic array (PLA). Roundoff error prop- ameliorate hearing deficiencies and prevent painfully 
agation associated with the accumulate operation is a loud sounds from being emitted by the receiver than a 
factor which should be considered in using the lookup linear system can. 
approach. With an %bit encoding and a sparse lookup 40 An %bit Lh5A cell in CMOS (ComPlemenWY metal 
table a dynamic range in excess of 100 dB and an RMS oxide semiconductor) technology with a power supply 
signal to RMS noise ratio of 31 dB is obtainable. of 5 volts and a minimum feature size of 3 micrometers 
For convenience of description, the logarithmic oper- illUStratiVely has a power consumption of 20 micro- 
ation analogous to adding in an FIR filter may be c & = d  watts. The Cell includes the PLA lookup table, parame- 
“adding in the logarithmic d o m a ’  or “accumulating”. 45 ter registers that hold filter parameter values K for the 
Similarly, addition of logarithms may be called a ‘‘mul- logarithmic digital filter corresponding to the loga- 
tiply” even though there is no repeated addition of rithms Of linear FIR filter coefficients, and combinato- 
them. The shorthand terminology also appears in the rial logic circuitry. BY avoiding the use of dynamic 
expression Logarithmic Multiply Accumulate (LMA) CMOS design styles, the cell COnsumeS Only a few mi- 
used above. However, it is emphasized that in the pres- 50 crowatts when input vectors are Changing at a very 
ent context, the logarithmic multiply operation is not an slow rate. In this manner, the Processor conserves 
electronic multiplication in the conventional sense of power when the hearing aid is in a quiet environment. 
repeated addition. Furthermore, the logarithmic accu- The LMA Cell requires just Over 1500 transistors in 
mulate operation is not adding in the conventional sense preferred embodiment. The area occupied by the cell is 
of the term because a logarithmic value A=2 when 55 2 square millimeters. Therefore, 32 of these multiply 
“added” to a logarithmic value of B =2 is not a logarith- accumulate cells arranged in a linear systolic array eas- 
mic value of 4. Instead it is  2.3010 . . . . Thus, in this ily fit on a 10 millimeter square chip. With a sampling 
example, 2+2 equals 2,3010 . . . because rate of the system of 12.5 kHz, and the LMA circuit 
A-B=2-2=0; log (1 =antilog (O))=log (2)=0.3010 . producing outputs at a 10 MHz rate, multiplexing the 32 
. . and C=A+log (2)=2+0.3010. . . =2.3010. . . . A 60 LMA cells by factor of 8 provides suitable processing 
logarithmic value A=3 when “added” to a logarithmic (256 FIR filter taps) for a four-channel, instantaneous- 
value of B=2 is neither a logarithmic value of 5 nor a compression hearing aid with a power consumption of 5 
logarithmic value of 3. milliwatts. This arrangement is called a Multiplexed 
For the present purposes a logarithmic filter suitably Logarithmic Multiplier Accumulator Cell (MLMAC) 
has a series of filter stages with inputs and outputs in 65 wherein additional coefficient and data registers permit 
cascade and respective registers associated with the multiple LMA operations during a sampling period. 
filter stages for storing electrical representations of With a power supply voltage of 1.5 volts and state-of- 
filter parameters. The filter stages include electronic the-art, 1 micrometer, VLSI fabrication, a power con- 
Since the limit operation is set to prevent excessive 
levels that will routinely occur in hearing aid 
operation, the nonlinearity is pervasive, not to mention (l +antilog @)I is performed electronically by a that the logafithmic analogy to addition implemented in 
The term 
to more 
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sumption of 200 microwatts is contemplated for the 
DSP chip 45. Using similar VLSI fabrication of the 
AIC chip 43, the overall power consumption of chips 43 
and 45 together is on the order of a milliwatt. 
the four channels A, B, C and D of logarithmic sand- 
wich filter 87 are combined by logarithmic accumula- 
tion in a logarithmic combined circuit 91, the output of 
Referring again to FIG. 4, the postfilter outputs of 5 
which is supplied to the antilogarithmic DAC conver- 
sion operation in circuit 53. If adaptive feedback offset- 
ting is omitted, the input from logarithmic ADC is 
directly supplied to each prefilter of channels A, B, C 
and D. FIG. 4, however, shows a more sophisticated 
arrangement for offsetting feedback by an all-hardware 
logarithmic filter 93 having its input connected to the 
output of logarithmic combiner 91. The log filter 93 has 
its output connected to a log combiner 95 to which the 
output of the logarithmic ADC is also connected. In 
this way, the log filter produces a signal in logarithmic 
form which offsets in log combiner 95 the feedback 
contribution in the microphone 13 output. The output 
of log combiner 95 is a combined signal input supplied 
to each of the four prefilters for channels A, B, C and D. 
The filter parameters of the log filter 93 are continu- 
ally varied by a logic circuit, or electronic control, 97 as 
necessary to simulate feedback path Hf and cancel the 
feedback even under changing physical conditions in 
daily use of the hearing aid by the hearing impaired 
person. A signal generating circuit 99 produces a signal 
Se distinct from in waveshape from, and uncorrelated 
with, the external sound received by microphone 13. 
Signal Se is weighted by adding the logarithm of a 
weight W1 to it before logarithmic accumulation in log 
combiner 91. Also, signal Se and the combined signal 
input from log combiner 95 are provided on separate 
lines to logic circuit 97. Logic circuit 97 compares the 
signal Se with combined signal input, which is an error 
signal in logarithmic form for adaptive filtering pur- 
poses, and updates parameters for log filter 93 accord- 
It should be recognized that the logarithmic adaptive 
filter embodiment of FIG. 4 is a logarithmic analog of 
corresponding linear filter circuitry disclosed in parent 
U.S. Pat. No. 5,016,280 and incorporated herein by 
reference. Several embodiments with different connec- 
tions and operations using the signal Se are shown in the 
parent application and are interpreted in their linear 
form. Also, it is additionally noted herein that each of 
the drawings of said parent application represents a 
system that is additionally interpreted and implemented 
in logarithmic form according to the principles stated 
herein. 
FIGS. 12 and 24 of said parent application are repro- 
duced herein as FIGS. 6 and 7 and the description of 
these Figures in the parent application is incorporated 
herein by reference with the rest of that parent applica- 
tion. FIGS. 6 and 7 illustrate two of many different 
possible alternative circuits for implementing logic cir- 
cuit 97 of FIG. 4. The addhubtract circuits in FIGS. 6 
and 7 are in one example provided as electronic adder/- 
subtracters. In the logarithmic context, however, they 
operate as if they were multiplier/dividers in the linear 
domain because they add and subtract logarithmic sig- 
nals. Advantageously, these circuits modify the filter 
parameters of logarithmic adaptive filter 93 in incre- 
ments of log representation. 
As shown in FIG. 8, the coefficients in the linear 
domain are adjusted in equal percentage increments, as 
ingly. 
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a result of using the circuits from said parent application 
for controlling a logarithmic filter. The percentage 
increments are equal, for example, because adding a 
constant logarithmic amount to any number is equiva- 
lent to multiplying the linear number by a constant. 
Multiplying a number by a constant increases that num- 
ber by a constant percentage, regardless of the number 
value. This results in a smaller error and statistical fluc- 
tuation for smaller coefficients as shown in FIG. 8 than 
would be the case in FIG. 9 representing the circuits of 
FIG. 6 and 7 for adaptively controlling an FIR filter 
that was described in said parent application CID 5512. 
Filter 93 of FIG. 4 is thus an example of a logarithmic 
adaptive filter having electrically stored parameters 
representing coefficients in logarithmic form. Logic 
circuit 97 is an example of a linear control means for 
continually altering the coefficients to vary them in 
magnitude in substantially constant percentage 
amounts. The linear control means is interconnected 
with means for electronically filtering (e.g. logarithmic 
sandwich filter 87). The logarithmic adaptive filter fur- 
ther include means for electronic processing of a fil- 
tered signal and a distinct signal relative to the electri- 
cally stored coefficients to produce an adaptive output 
in logarithmic form to a first means for combining to 
substantially offset the feedback contribution in the 
electrical output of the microphone means in the elec- 
troacoustic system. 
Log filter 93 suitably has a series of filter stages with 
inputs and outputs in cascade and respective registers 
associated with its filter stages for storing electrical 
representations of variable filter parameters corre- 
sponding to logarithms of values of adaptive filter coef- 
ficients. The filter stages respectively add the electrical 
representations of the filter parameters to the electrical 
signal from log combiner 91 to be filtered thereby pro- 
ducing a set of fdter sum signals. Logarithmic accumu- 
lation in a filter stage produces a filter signal in substan- 
tially logarithmic form at its output by combining a 
filter sum signal for that filter stage with a signal from 
an output of its predecessor filter stage. 
The electronic control circuitry of logic circuit 97 
continually alters the electrical representations to vary 
each filter coefficient in magnitude in substantially con- 
stant percentage amounts of the value of that coefficient 
at any given time. For example, in FIG. 6 the electronic 
control circuitry responds to fust and second externally 
derived control signals such as noise signal Se (or out- 
put Y from log combiner 91) and the polarity signal 
from log combiner 95 which both have respective 
changing polarities. Registers 181.0-.M temporarily 
store a series of values representing changing polarities 
of the first externally derived control signal. Each filter 
parameter is increased and decreased in magnitude by a 
constant amount in addhubtract circuits 185.0-.M. The 
increasing and decreasing respectively depend on 
whether a corresponding value in the series of values 
has the same or opposite polarity compared to the po- 
larity of the second externally derived control signal 
(e.g. log combiner 95 output) currently. In this way, 
each coefficient, the logarithm of which is represented 
by each filter parameter, is increased and decreased in 
increments of a substantially constant percentage of 
each coefficient at any given time. 
In FIG. 7, the electronic control circuitry has a first 
set of registers 301.0-.M for holding running totals that 
are incremented and decremented by addhubtract cir- 
cuits 305.0-.M as a function of polarity of the log com- 
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biner 95 output and polarity of at least one signal (Se, U, put signal on H.L.OUT bus 429 with LOG SIGNAL 
or Y) from logarithmic sandwich filter 87. A second set supplied on an input bus 435 so that the logarithmic 
of registers 303.0-.M hold digital values in logarithmic filter stages 401-408 operate as both a logarithmic pre- 
form representing each parameter. Add circuits filter and a logarithmic postfilter. 
307.0-.M respectively add the running totals in the first 5 Control for the logarithmic sandwich filter 400 of 
set of registers to corresponding digital values in the FIG. 10 is provided by a circuit 441 for generating 
second set of registers less frequently than the incre- clock pulses on the order of 10 MHz, a digital counter 
menting and decrementing of the first set of registers 443 for counting the clock pulses to produce a count 
occurs. output on a bus 445, and a decoder 447 for decoding the 
In FIG. 10 a preferred electronic filter structure 400 10 count output into control signals on six control lines 449 
implements logarithmic sandwich filter 87 of FIG. 4 for for coordinating the operations of each MLMAC stage, 
filtering an 8-bit electrical signal LOG SIGNAL such two control lines 451 for the hard limit circuit 417 and 
as the output of log combiner 95. In FIG. 10 a series of a lime 453 for multiplexer 431. 
eight MLMAC filter stages 401, 402, . . . 407, 408 are Demultiplexing the output bus 413 onto buses 415 and 
responsive to the electrical signal and have 8 bit bus 15 419 is accomplished by control signals on the control 
inputs D1 and 8 bit bus outputs Q1 in cascade. Each lines from decoder 447. For example, decoder 447 is 
filter stage has a second bus input D2 and bus output 4 2  connected by a line 455 to a latch 457. Decoder 447 
(both 8 bits). Filter stage 408 has its output Q1 con- only clocks latch 457 when a multiplexed digital signal 
nected to its own second input D2, and the filter stages representing postfilter output is pro, sent on bus 419, 
have their inputs D2 and outputs 4 2  connected in cas- 20 and not when the information on bus 419 is prefilter 
cade in reverse to the cascading of inputs D1 and out- output intended for hard limit circuit 417. In this way 
puts Q1. way latch 457 is rendered insensitive to prefilter output 
Each filter stage 401-408 stores electrical representa- which is not intended for it anyway. On the other hand, 
tions of filter parameters K consecutively supplied in when prefilter output is present on buses 413 and 415, 
parallel form on a bus K1~411.1 from host computer 69 25 decoder 447 selects the hard limit output bus 429 input 
of FIG. 4 and loads from stage to stage on buses by activating control line 453 to the 2-to-1 multiplexer 
411.2-3 in the manner of loading a long shift register. 431. At other times, multiplexer 431 is made to connect 
The series of filter stages 401-408 include other shift- LOG SIGNAL to the MLMAC stages 401-408. 
register based circuits for filtering signals from the Q Advantageously, multiplexer 431 in FIG. 10 doubles 
outputs through the series of filter stages from the first 30 the processing capabilities of MLMAC stages 401-408 
(401) to the last (408) of the filter stages and then filter- by making them act as both prefilter and postfilter to the 
ing signals back through the series of filter stages from hard limit circuit 417 and thereby even more efficiently 
the last to the first of them to produce a filtered signal implement logarithmic sandwich filter 87 of FIG. 4. It is 
output in parallel form on an 8 bit bus 413. emphasized that this multiplexing provided by multi- 
As described, the series of filter stages 401-408 pro- 35 plexer 431 is additional to multiplexing within each 
cesses in two directions, forward and reverse. In fact, MLMAC stage, further described next, and thus pro- 
each particular fiiter stage processes filter signals in vides another important contribution to the practical 
both directions with respect to each filter parameter in implementation of the logarithmic sandwich filter 87. 
that particular filter stage. Advantageously, it is recog- In FIG. 11 a representative circuit 402 of each 
nized herein as being desirable to make the logarithmic 40 MLMAC filter stage has eight registers 501.1-.8 for 
prefilter and postfilters analogous to a linear phase fil- storing digital representations of a number of filter pa- 
ter. In FIR filter theory, a linear phase filter has taps rameters in association that individual filter stage. Each 
with filter coefficients which are symmetric with re- of the eight registers holds an eight bit representation of 
spect to the center of the series of taps. The logarithmic a respective filter parameter. The filter parameters are 
transformation does not disturb this symmetry, and the 45 indexed according to their channel A, B, C or D. Two 
logarithmic filter parameters are advantageously also filter parameters for each channel are stored in associa- 
symmetric. For example, in a 32 tap logarithmic filter, tion with each filter stage for the total of eight registers 
parameter KO=K31, Kl=K30, K2=K29, K3=K28, . . 501.1-.8. Advantageously, therefore, the channels are 
. K15=K16. The MLMAC stages are conceptually multiplexed as well as a pair of parameters for each 
folded around the center of symmetry, so that the first 50 channel in each filter stage. 
stage 401 holds parameter KO which is also used as K31. An 840-1 multiplexer 503 receives 64 lines from the 
Further coefficient multiplexing in the first stage pro- registers 501.1--8 and is operated by three control lines 
vides parameter K1 which is also used as K30. Second 505 from decoder 447. Multiplexer 503 and decoder 447 
stage 402 holds parameters K2 and K3, which are also multiplex the operations of each individual filter stage 
used as K29 and K28. In this way only 8 MLMAC 55 with respect to the digital representations of the param- 
stages act as a 32 tap logarithmic filter. eters so that the filter 401-408 of FIG. 10 operates as a 
The 8 bit 4 2  output bus 413 of first MLMAC stage plurality of bandpass filters equal in number to the num- 
401 is connected to an 8 bit input bus 415 for a hard limit ber of filter parameters for different channels associated 
(H.L.) circuit 417, as well as to an 8 bit filter output bus with each filter stage, e.g., the number of channels 
419. Hard limit circuit 417 responds to the bus 415 pre- 60 themselves. Decoder 447 coordinates the operations of 
filter output part of the 4 2  output of stage 401 to pro- each filter stage and causes the multiplexer 503 in each 
duce an intermediate output signal generally limited to filter stage to select corresponding filter parameters by 
a predetermined range of electrical values. This inter- channel in all of the filter stage means at once in accor- 
mediate output signal is supplied on a bus H.L.OUT 429 dance with values of an index represented in parallel 
to a 240-1 multiplexer 431. Multiplexer 431 has an 8 bit 65 digital form on the three select lines 505. In this way, 
output bus 433 carrying each sample X in parallel digital operations are multiplexed so that the filter as a whole 
form simultaneously to all of the filter stages 401-408 at operates as a plurality of bandpass filters, and each 
once. Multiplexer 431 multiplexes the intermediate out- bandpass filter has a filter characteristic defined by the 
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set of filter parameters in the filter stages selected ac- 
cording to the same value of the index. 
In FIG. 10 the filter stages are in predecessor-succes- 
sor relationship electrically speaking (without regard to 
actual placement on the YLSI die). For example, 
MLMAC stage 401 is a predecessor, or previous cell, to 
MLMAC stage 402; and MLMAC stage 403 is a succes- 
sor, or next cell, relative to MLMAC stage 402. 
In FIG. 11 signals are filtered through the series of 
stages 401-408 by first and second 16-cell shift registers 
511 and 513. Each shift register 511 and 513 holds 8 bits 
of parallel digital information in each cell and acts as a 
16 stage FIFO (first-in-first-out) structure for whole 
bytes. In other words, each shift register holds 8 bits 
times 16 cells or 128 bits in all. The 16 cells in shift 
register 511 are cascaded for translating filter signals for 
both prefilter and postfilter purposes in all four filter 
channels A, B, C and D to a successor filter stage in the 
series 401-408. Second shift register 513 also has 16 
cascaded cells for transfering further filter signals for 
both prefilter and postfilter purposes in all four filter 
channels A, B, C and D to a predecessor filter stage in 
the series. The 16 cells thus accommodate 2 filtersx4 
channels><:! taps= 16 bytes. 
Processing in FIG. 11 is performed by an adder 521 
and log PLA combiner 523. Adder 521 is fed by an 8 bit 
bus from 8-to-1 multiplexer 503 to which 8 bit sample X 
on bus 433 is added. An %bit output s u m  from adder 521 
is fed to log PLA combiner 523 which supplies an 8 bit 
result on a data bus 525 to both shift registers 511 and 
513. Decoder 447 clocks all of the cells in shift register 
511 by a control signal on a line 527 when shift register 
511 is to receive the result from combiner 523. Decoder 
447 clocks all of the cells in shift register 513 by a con- 
trol signal on a line 529 when shift register 513 is to 
receive the result from combiner 523. Clocking moves 
the contents in the 16 cells ahead by one cell and deliv- 
ers a latest sample at 8 bit output Q1 of shift register 511 
or 8 bit output Q2 of shift register 513 to the successor 
or predecessor filter stage. The entire filter assembly 
with its repeated synchronized data moves in all filter 
stages comprise a systolic array implementation. 
A 2-to-1 multiplexer 531 has first and second 8 bit 
input buses D1 and D2 respectively connected to the 
predecessor and successor filter stages as shown in FIG. 
10. Thus input bus D1 is connected to a first shift regis- 
ter in the predecessor filter stage analogous to 511 and 
to a second shift register in the successor filter stage 
analogous to 513. Multiplexer 531 selects bus D1 or D2 
under control of decoder 447 on a line 533, to feed log 
PLA combiner 523 on an 8 bit bus 535. 
Adder 521 and log PLA combiner 523 thus act as an 
electronic processer that adds each electrical represen- 
tation of a filter parameter to the electrical signal X to 
be filtered thereby producing a filter sum signal for 
combiner 523. Combiner 523 produces a filter signal in 
substantially logarithmic form for the first or second 
shift register (511 or 513 respectively) by nonlinearly 
combining the filter sum signal with a signal from the 
multiplexer 531 derived from the first shift register in 
the predecessor filter stage or from the second shift 
register in the successor filter stage respectively. 
The entries Pr (prefilter) and Po (postfilter) followed 
by channel designations (A, B, C, D) and coefficient 
numerals in the boxes of the shift registers 511 and 513 
specify the order (working from Q output back through 
the cells) in which the decoder 447 is set to call out 
parameters from the 8-to-1 multiplexer 503 and to oper- 
16 
ate the 2-to-1 multiplexer 431 of FIG. 10. In the prefilter 
mode, multiplexer 431 of FIG. 10 is caused to select 
input line 435 LOG SIGNAL, and decoder 447 selects 
the channels in order on lines 505 for a given parameter 
5 number. On each channel select operation, decoder 447 
operates line 527 to cause multiplexer 531 to select out- 
put from previous cell on input D1 (tap i) and then 
select output from next cell on input D2 (tap 314). Con- 
currently in the same channel select operation, decoder 
10 447 activates line 529 to clock the tap i result into the 
shift register 511 and then to activate line 527 to clock 
the tap 314 result into the shift register 513. 
In the postfilter mode, multiplexer 431 of FIG. 10 is 
caused to select input line 429 H.L.OUT, and decoder 
15 447 selects the channels in order on lines 505 for the 
given parameter number, with multiplexer 531 and shift 
registers 511 and 513 operating within each channel 
select operation as described. Then the decoder 447 
proceeds to the second coefficient and executes the 
20 prefilter channel selects and then the postfilter channel 
selects all over again. This completes a full cycle, which 
is repeated endlessly. It should be understood that the 
legends in the shift register cells indicate the order and 
position of the data when prefilter-channel-A-coeffi- 
25 cient 2 is in the cell nearest output Q1. During the rest 
of the cycle the data is shifted through the cells continu- 
ally in the manner of a cyclic buffer store. 
FIG. 12 shows more details of hard limiter 417 of 
FIG. 10. Hard limiter 417 acts as limiting means, re- 
30 sponsive to a signal from an output of a filter stage in 
said series, for producing a filtered signal output gener- 
ally limited to a predetermined range of electrical val- 
ues. Multiplexer 431 is connected to the first of the filter 
stages in FIG. 10 and multiplexes the filtered signal 
35 output of the hard limiter 417 with the electrical signal 
to be filtered so that the electrical signal is prefiltered 
through the series of filter stages and back again, then 
limited by hard limiter 417, and then postfiltered 
through the series of filter stages and back again. 
Hard limiter 417 in FIG. 12 has four storage registers 
551 for holding electrical representation of a boost 
value for each filter channel A, B, C and D. The appro- 
priate boost value is selected from registers 551 by a 
4-to-1 multiplexer 555 which is controlled by decoder 
45 447 by two select lines 451 which are suitably con- 
nected to two channel select lines in lines 505 or other- 
wise as appropriate. A digital adding circuit 553 is con- 
nected to the output of multiplexer 555 for electrically 
adding to, or increasing, the 8 bit digital signal on bus 
50 415 with the digital representation of the boost value for 
the selected channel. Adding circuit 553 produces a first 
output signal on a line 557 having a variable level de- 
pending on the magnitude of the boost value and the 
magnitude of the digital signal on bus 415. Adding cir- 
55 cuit 553 has a maximum value, such as 11111111 of 
which it is capable, so its output does not exceeding that 
maximum output level. A digital subtractor 559 has its 
subtracting (-) input connected to the 8 bit line from 
the multiplexer 555, and its plus (+) input connected to 
60 the output of adding circuit 553. Subtractor 559 de- 
creases the first output signal from the adding circuit 
553 by the digital representation of the boost value for 
the channel to produce a limiter output. The limiter 
output represents the same magnitude as the electrical 
65 signal on bus 415 unless the electrical signal exceeded a 
predetermined magnitude inversely related to the boost 
value. Specifically, if the maximum level of which add- 
ing circuit 553 is capable is designated MAX, then the 
40 
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hard limit value HL imposed on the magnitude of the 
signal to be limited is MAX less the boost value, or 
HL=MAX-BOOST. If the magnitude of the signal 
exceeds HL, then the limiter output is HL. If the magni- 
tude of the signal does not exceed HL, then the limiter 
output is the magnitude of the signal unchanged. In 
overall operations, the circuitry of FIGS. 12 and 10 is 
suitably arranged to multiplex the operations of each 
individual filter stage for filtering with respect to each 
of the plurality of filter parameters for that individual 
fflter stage and for concurrently multiplexing, for the 
means for increasing (e.g. adding circuit 553) and said 
means for decreasing (e.g. subtracting circuit 559), the 
electrical representations of the boost values from stor- 
age means so that the boost values for limiting purposes 
respectively correspond to particular filter parameters. 
Turning to FIG. 13, an ADC-DAC logarithmic con- 
version circuit based on a charge-redistribution tech- 
nique is believed to be the most suitable for low-power 
applications. The circuit is uncomplicated, has ex- 
tremely low power consumption, and feasible to imple- 
ment in VLSI. The ADC and DAC are implemented 
with a logarithm base d=0.941. This corresponds to an 
FWS Signal-to-Noise Ratio (SNR) of 35.1 dB, a dy- 
namic range 67.1 dB with an accuracy of 3% with re- 
gard to the filter coefficients. Another logarithm base 
d=0.908 with the wordlength of 8 bits was also studied. 
18 
The ratio 'd' corresponds to the base of logarithms for 
the system. For a base d=0.941, the capacitor values 
chosen are Ci=32 pF and C2=2 pF. 
An 8-bit counter monitors the number of clock cycles 
5 used. The 7-bit digital word that is to be converted is 
compared with the lower 7 bits of the counter. When 
equal, the clock to the switches is disabled. The residual 
voltage on capacitor C1 corresponds to the analog 
equivalent of the input digital word. 
For analog-to-digital conversion, the analog signal is 
sampled and the sample is compared with the analog 
output of the DAC. When equal, the clock to the 
switches in the D/A converter is stopped and at the 
same time the counter value is latched. This 7-bit word 
l5 is the digital equivalent of the input analog sample. The 
clock to the switches is disabled if the digital compara- 
tor fires, or the input digital word is equivalent to zero, 
or if the analog comparator.fires. 
This basic logarithmic converter of FIG. 13 can be 
2o made more efficient in terms of speed of operation by 
the addition of another capacitor C3(2pF), which like 
C2 is also used for discharging capacitor C1. (See FIG. 
14) The two capacitors C2 and C3 are used alternately to 
discharge capacitor Ci; Le., when the charge on capaci- 
25 tor C1 is being shared with capacitor C2, capacitor C3 is 
discharged and vice versa. This results in twice the 
original conversion speed. 
10 
This corresponds t0 an ws Signal-to-Noise Ratio Of A block-schematic-diagram of a preferred version of 
31.1 dB, and a dynamic range of 106 dB with an accu- ADC-DAC 601 is shown in FIG. 14. 
racy of 4.9% with regard to the filter coefficients. 3O Here an 8-bit counter 611 is used with a decoder 613 to 
quantization ody and do not include degradation due to Counter 611 is asynchronous and is operated from an 
range and sNR in mind* An embodiment wi!h bye 35 input to a two phase clock generator. The two phases 
d=20*941 appears to be preferable for the hearing are then used to control numerous switches of the loga- 
purposes, and the same base d should be used in both the rithmic signal conversion 601. a 8 bits ( Q ~  to 
47) of the counter 611 are connected to a digital com- DSP and ADC/DAC circuits. 
charge-redistribution technique, which uses two un- Each conversion cycle ifiustratively takes 40 micro- 
equally weighted capacitors Ci and C2 in FIG. 13. seconds with 4 MHz time base, On supplying power to 
a 
These performance parameters are based on the 
the 
the skilled worker with a tradeoff between dynamic 
generate the required control and timing signals. 
oscillator 615 with a clock frequency of 4 M&. A least 
significant bit (Qo) of counter 611 provides a 2 MHz 
processing. The logarithm base is 
The logarithmic D/A conversion is based on a 4o parator 621 and to an output latch 623. 
Prior to a DIA cyck  capacitor c1 is precharged to a 
and 
the circuit, the counter 611 is reset, the capacitor C1 is 
reference voltage (v& by closure of switch charged, and a D/A cycle is initiated. In analog-to-digi- 
capacitor c 2  is discharged completely by ~ 1 o s u e  of 45 tal conversion a Samp1e.H high signal is asserted and 
switch S2. During a phase 1 of an input Clock, with 
switches si and s2 open, a switch s3 is closed and the 
charge on capacitor Ci is redistributed to capacitor C2. 
After redistribution the voltage on the capacitors is: 
used to sample an anti-aliased analog input signal from 
microphone 13. ~n analog comparator 651 compares 
the voltage on capacitor c1 with the analog input volt- 
age via operational amplifier and switching circuitry 
50 653. When the analog comparator 651 fires, the counter 
611 value at that instant is latched into latch 623. Since 
the analog comparator output is asynchronous, it is 
latched by a D flip-flop in latch block 623. The output 
of the D flip-flop enables or disables the latch 623. 
During a D/A cycle an input latch 631 holds a digital 
Word from the DSP chip For conversion to 
form. The Outputs of the counter 611 and the latch 631 
are compared by the digital comparator 621y whose 
output goes high when the count value is same as the 
60 input word. This comparator output signal disables the 
clock to the switches, and capacitor C1 thereupon holds 
the analog voltage to which the digital value in latch 
631 is converted. A sample-and-hold (S/H) circuit 641 
is ennobled and sample the analog voltage on capacitor 
65 C1 and hold it as the analog output of the logarithmic 
DAC. 
Some design and layout considerations are next dis- 
cussed. It is possible to implement accurate capacitor 
vl= VREFX cl/(cl+ CZ) 
d=C1/(C1 +Cz) 
~ u r i n ~  phase 2 of the clock, s3 is opened and 
switch S2 is closed; thereby discharging capacitor c2 55 
completely. The residual voltage on capacitor C1 is now 
Vi (as given above). On the next phase 1, switch S3 is 
closed once again to redistribute the charge. The result- 
ing voltage across the capacitors is: . 
v2=(c1/(cl+C2))2x VEF=&X VREF 
The process is continued in this fashion for n clock 
cycles, after which the final voltage on capacitor Ci is 
given by: 
V,=(Ci/(Ci+Ci))"X Vw-d"X VREF 
5.357,251 z -  
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satios in MOS technology. The electrodes of MOS 
capacitors can be realized in the following ways: 
1. Metal or Polysilicon-over-diffusion structure In 
this structure a thin layer of Si02 is grown over a 
heavily doped region in the substrate. This doped 
region forms the bottom plate of the capacitor and 
the top plate is formed by covering the Si02 with 
metal or polysilicon. The variation in oxide thick- 
ness is usually within f 15% causing a 0.1% error 
in the capacitance value. 
2. Polysilicon-over-Polysilicon structure In a silicon- 
gate “double poly” process, a second layer of low 
resistivity polysilicon is used as an interconnect or 
for the formation of a floating gate for memory 
application. These two poly layers can be used as 
the plates of a capacitor. A major disadvantage of 
this type of capacitor is the random variation in 
oxide thickness caused by the granularity of the 
polysilicon surface causing a 0.12% error in the 
capacitance value. The ratio of capacitance to area 
for this type of structure is smaller than that of a 
Metal or Polysilicon-over-diffusion structure. 
3. Metal-over-Polysilicon structure The two plates of 
the capacitor are metal and polysilicon. The prop- 
erties of this type of capacitor are similar to the 
polysilicon-over-polysilicon structure. 
In all the above structures, there is a large parasitic 
capacitance from the bottom plate of the capacitor to 
the substrate, and thus to the substrate bias. In the case 
of the metal or polysilicon over diffusion capacitor, 
where the bottom plate is embedded in the substrate, 
this stray capacitance is that of a reverse biased p-n 
junction and can be 15-30% of the total capacitance 
(C), depending on the oxide thickness and the construc- 
tion of the device. For the “double poly” and metal- 
over-polysilicon structures the stray capacitance associ- 
ated with the bottom plate is typically 5-2096 of C. 
The accuracy of the logarithmic D/A converter de- 
pends on the accuracy of the ratio (Cl/(Cl+C2). The 
capacitance ratio is affected by the inaccuracies of the 
capacitances themselves. Errors in the ratio are due to 
change in area (random edge variations), the oxide 
thickness of the capacitors, and the “undercut”. This 
undercut is due to the lateral etching of the dates of the 
LU 
first voltage from the source of voltage. Switch PHS2 
discharges second capacitor C2 to a voltage level differ- 
ent from the voltage to which first capacitor C1 is 
charged. A third switch A2D connects first capacitor 
5 C1 so charged to second capacitor C2 so that a redistri- 
bution of charge occurs and the voltage across first 
capacitor C1 is reduced to a predetermined fraction of 
the first voltage. 
Decoder 613 responds to counter 611 for repeatedly 
10 operating the second and third switches PHS2 and A2D 
alternately so that the voltage across first capacitor C1 
is repeatedly reduced by the predetermined fraction a 
number of times, the number being represented by the 
digital value held in the latch 631, so that the voltage 
15 remaining across first capacitor C1 after being reduced 
for that number of times is an analog voltage to which 
the digital value is converted. The analog voltage to 
which the digital value is converted is substantially 
proportional to a first constant d to a power number N 
20 where N is substantially proportional to the number of 
times that the first and second capacitors are connected, 
or the number of redistribution operations performed 
by the switches in a particular conversion. The number 
N is a direct function of and proportional to the digital 
25 value which is to be converted to analog form, so that 
the voltage across at least one of the capacitors C1 and 
C2 after the operations are executed is an analog volt- 
age to which the digital value is converted. It is be- 
lieved that the value d is preferably established between 
30 0.85 and 0.99. In most cases, the capacitance C1 is pref- 
erably at least ten times the capacitance C2. 
In the analog to digital conversion aspect decoder 
613 operates the switches to make them perform a se- 
quence of the selective operations among which opera- 
35 tions the redistribution of charge repeatedly occurs a 
number of times until a predetermined electrical condi- 
tion, involving the sample of the analog signal, occurs. 
Circuitry produces a digital value as a function of the 
number of times the redistribution of charge occurs, so 
40 that the digital value so produced when the operations 
are executed is the digital value to which the sample of 
the analog signal is converted. For example, counter 
611 continually increments a count of a number propor- 
tional to the number of times the selective oueration of 
capacitor along its perimeter durini fabricition. It de- 45 redistributing charge occurs. Electronic comparing 
creases C, which is proportional to the perimeter of the circuitry 653 and 651 responds to the voltage across the 
device. A common approach to avoid this undercut is to first capacitor Cl  reaching a particular level and sup- 
connect identically sized small “unit” capacitors in par- plying a control signal on a line 661 to data latch 623 to 
allel to construct a larger one. Using this technique the latch the count from counter 611 when the level is 
area/perimeter ratio is nearly the same for any two 50 reached. 
capacitors. However, these capacitors occupy large A process diagram of FIG. 15 shows illustrative op- 
areas since they utilize only 60% of the available space. erations of logarithmic A D  signal conversion. Opera- 
A typical layout of a capacitor is cross-shaped. The tions commence with a START 701 and proceed to a 
capacitors C1, C2, and C3 are implemented with similar step 703 to reset a counter value N to zero. The analog 
layouts. 55 signal is sampled in a step 705. Step 707 disconnects C2 
In its digital to analog conversion aspect, electronic from C1 and discharges the second capacitor to a volt- 
signal conversion apparatus is provided in FIG. 14 age level different from the voltage to which the first 
which has a circuit 631 for temporarily holding a digital capacitor is charged. Then a step 709 charges the first 
value which is to be converted to analog form. First and capacitor to a first voltage from the source of voltage. 
second capacitors C1 and C2 are provided. Switches 60 A test step 711 determines whether the voltage across 
are generally operable for executing selective opera- first capacitor C1 is less than the level sampled in step 
tions including selectively charging at least one of the 705. If not operations proceed to a step 713 to connect 
fnst and second capacitors, selectively discharging at the first capacitor so charged to the second capacitor so 
least one of the first and second capacitors, and selec- that a redistribution of charge occurs and the voltage 
tively connecting the first and second capacitors so that 65 across the first capacitor is reduced to a predetermined 
a redistribution of charge between them occurs. In FIG. fraction of its previous voltage. Then a step 715 incre- 
14 switch POS SGN and PRE A2D act as a first switch ments the counter index N. Step 717 disconnects C2 
generally operable for charging first capacitor C1 to a from C1 and again discharges the second capacitor to a 
5.357.25 1 
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voltage level different from the voltage to which the 
first capacitor is charged. Operations return to test step 
711 and until the test is satisfied, repeatedly perform the 
discharging and connecting steps alternately (713-717) 
so that the voltage across said frst capacitor is repeat- 5 
edly reduced by the predetermined fraction a number of 
times, the number being represented by the digital value 
N. When the test of step 711 is satisfied, the voltage 
remaining across the first capacitor after being reduced 
for that number of times is an analog voltage to which 10 
the digital value corresponds. Operations branch from 
step 711 to a step 719 to latch index N as the log digital 
representation and provide it as output. D/A conver- 
sion operates conversely. Operations loop back to step 
703 through a test 721 if the process is to continue. If 15 
not, operations branch from test 721 to an END 723. 
The invention comprehends numerous embodiments 
using digital or analog technology and incorporating 
software, hardware, or fmware as applications dictate. 
Applications, combinations and processes for hearing 20 
aids, public address systems and other electronic sys- 
tems generally for use in air, underwater, space or in 
other environments are within the scope of the inven- 
tion. 
objects of the invention are achieved and other advanta- 
geous results attained. 
As various changes could be made in the above con- 
structions without departing from the scope of the in- 
vention, it is intended that all matter contained in the 30 
above description or shown in the accompanying draw- 
ings shall be interpreted as illustrative and not in a 
scope-limiting sense. 
In view of the above, it will be seen that the several 25 
What is claimed is: 
1. Electronic signal conversion apparatus comprising: 35 
means for temporarily holding a sample of an analog 
signal which is to be converted to a digital value; 
first and second capacitors; 
switch means generally operable for executing selec- 
tive operations including selectively charging at 40 
least one of the first and second capacitors, selec- 
tively discharging at least one of the first and sec- 
ond capacitors, and selectively connecting the first 
and second capacitors so that a redistribution of 
charge between them occurs: 45 
meanslfor operating said switch means to make it 
perform a sequence of the selective operations 
among which operations the redistribution of 
charge repeatedly occurs a number of times until a 
predetermined electrical condition, involving the 
sample of the analog signal, occurs; and 
means for producing a digital value as a function of 
the number of times the redistribution of charge 
occurs, so that the digital value so produced when 
the operations are executed is representative of the 
digital value to which the sample of the analog 
signal is converted. 
2. Electronic signal conversion apparatus as set forth 
in claim 1 wherein said means for producing a digital 
value operates by incrementing a count of a number 
proportional to the number of times the selective opera- 
tion of redistributing charge occurs, and stopping said 
incrementing when the predetermined electrical condi- 
tion occurs. 
3. Electronic signal conversion apparatus as set forth 
in claim 1 wherein said predetermined electrical condi- 
tion is based upon the voltage across the fust capacitor 
reaching a particular level. 
50 
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4. Electronic signal conversion apparatus as set forth 
in claim 1 wherein said means for producing a digital 
value includes counter means for continually incre- 
menting a count and said means for operating said 
switch means includes decoder means responsive to the 
count of said counter means for generating a series of 
control signals in sequence for said switch means. 
5. Electronic signal conversion apparatus as set forth 
in claim 1 wherein the capacitance of the first capacitor 
is at least ten times the capacitance of the second capaci- 
tor. 
6. Electronic signal conversion apparatus as set forth 
in claim 1 wherein the capacitance of the first capacitor 
divided by the sum of capacitance of the first and sec- 
ond capacitors is a ratio d representing a base of loga- 
rithms of the conversion. 
7. Electronic signal conversion apparatus as set forth 
in claim 1 wherein the capacitance of the first capacitor 
divided by the sum of capacitance of the fmt and sec- 
ond capacitors is a ratio d representing a base of loga- 
rithms of the conversion and the voltage across the first 
capacitor varies as a power N of the ratio d and the 
power N is substantially proportional to the number of 
redistribution operations performed by said switch 
means in a particular conversion. 
8. The signal conversion apparatus as set forth in 
claim 1 further comprising: 
storing means for holding an electrical representation 
of a boost value; 
means connected to said storing means for electri- 
cally increasing the produced digital value with the 
digital representation of the boost value, said means 
for electrically increasing producing a first output 
signal having a variable level depending on the 
magnitude of said boost value and the produced 
digital value and not exceeding a maximum output 
level of which said means for increasing is capable; 
and 
means, connected to said storing means and to said 
means for increasing, for decreasing the first output 
signal by the digital representation of said boost 
value to produce a limiter output which represents 
the same magnitude as the produced digital value 
unless the produced digital value exceeds a prede- 
termined magnitude inversely related to the boost 
value. 
9. The signal conversion apparatus set forth in claim 
8 wherein said storing means includes means for holding 
a plurality of electrical representations of boost values 
and further comprising filter means having a series of 
filter stages in cascade and respective means associated 
with said filter stages for storing a plurality of electrical 
representations of filter parameters for each individual 
filter stage; and means for multiplexing the operations 
of each individual filter stage for filtering with respect 
to each of the plurality of filter parameters for that 
individual filter stage and for concurrently multiplex- 
ing, for said means for increasing and said means for 
decreasing, the electrical representations of the boost 
values from said storing means so that the boost values 
for limiting purposes respectively correspond to partic- 
ular filter parameters. 
10. The signal conversion apparatus as set forth in 
claim 1 further comprising: 
a microphone for generating the analog signal as a 
an electrically driven receiver for emitting sound; 
function of sounds external to the apparatus; 
and 
, I  
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a logarithmic filter-lit-filter circuit having a digital 
input and a digital output, wherein the producing 
means is connected for providing the produced 
digital value to the digital input of said logarithmic 
filter-limit-filter circuit and wherein the receiver is 5 
connected for receiving a signal via the digital 
output of said logarithmic filter-limit-filter circuit 
for driving said receiver. 
11. The signal conversion apparatus as set forth in 
a microphone for generating the analog signal from 
sounds external to the apparatus; 
an electrically driven receiver for emitting sound, 
some of the sound emitted by the receiver return- 
ing to the microphone to add a feedback contribu- 15 
tion to the analog signal; 
wherein the producing means produces the digital 
value as a function of the analog signal generated 
by the microphone; 
first means for combining said digital value with an 20 
adaptive output in logarithmic electrical represen- 
tation to produce a combined signal input including 
a first polarity signal; 
means for electronic processing of the combined sig- 
nal input in logarithmic form to produce an inter- 25 
mediate signal in logarithmic form; 
ond polarity signal; and 
claim 1 further comprising: 10 
means for generating a noise signal including a sec- 
second means for combining the intermediate signal 
24 
and second capacitors so that a redistribution of 
charge between them occurs; 
means for operating said switch means to make it 
perform a sequence of the selective operations 
among which operations the redistribution of 
charge repeatedly occurs a number of times until a 
predetermined electrical condition, involving the 
sample of the first analog signal, occurs; 
means for producing a digital value as a function of 
the number of times the redistribution of charge 
occurs, so that the digital value so produced when 
the operations are executed is the first digital value 
which is representative of the sample of the first 
analog signal; and 
means, responsive to said means for temporarily hold- 
ing the second digital value which is to be con- 
verted to an analog level of a second analog signal, 
for operating said switch means to make it perform 
a sequence of the selective operations among 
which operations the redistribution of char- 
gerepeatedly occurs a distinct number of times, 
wherein the distinct number is a function of the 
second digital value which to be converted to an 
analog level of the second analog signal, so that the 
voltage across one of said capacitors after the oper- 
ations are executed is representative of the analog 
level of the second analog signal to which the sec- 
ond digital value is converted. 
15. The signal conversion apparatus as set forth in 
5.357.251 
_ _  
with the noise signal to hrive the receiver, said 30 claim 14 further comprising: 
means for electronic processing also including 
adaptive filter means for electronic processing of 
the intermediate signal and the noise signal to pro- 
duce the adaptive output in logarithmic form to 
said first means for combining to substantially off- 35 
set the feedback contribution in the analog signal 
generated by the microphone. 
12. The signal conversion apparatus as set forth in 
claim 11 wherein said adaptive filter means comprises 
all-hardware logarithmic digital filter means for pro- 40 
cessing the intermediate signal and the noise signal 
in accordance with a series of digital parameters to 
produce the adaptive output in logarithmic form 
for said first means for combining; and 
parameters of the all-hardware logarithmic digital 
filter means so that the adaptive output substan- 
tially offsets the feedback contribution. 
13. The signal conversion apparatus as set forth in 
first and second VLSI dies; 
wherein said first and second holding means, first and 
second capacitors, switch means, first and second 
operating means and producing means are fabri- 
cated on said first VLSI die; and 
a logarithmic filter-limit-filter circuit fabricated on 
said second VLSI die and having a digital input 
and a digital output respectively connected to said 
producing means and to said second holding means 
on said first VLSI die. 
16. The signal conversion apparatus as set forth in 
claim 15 wherein said logarithmic filter-limit-filter cir- 
cuit includes logarithmic filter means having a series of 
filter stages with inputs and outputs in cascade and 
logic circuit means for adaptively varying the digital 45 respective means associated with said filter stages for 
storing electrical representations of filter parameters, 
said filter stages including means for respectively add- 
ing the electrical representations of the filter parameters 
to the digital input thereby producing a set of filter sum 
claim 12 wherein said means for electronic processing 50 signals, at least one of said filter stages including means 
also includes all-hardware digital filter-limit-filter for producing a filter signal in substantially logarithmic 
means for processing the combined signal input in loga- form at its output by combining a filter sum signal for 
rithmic form in accordance with a second series of that filter stage with a signal from an output of another 
digital parameters to produce the intermediate signal. filter stage; 
limiting means, responsive to a signal from an output 
ing: of a filter stage in said logarithmic filter means, for 
producing a limiter output signal generally limited 
to a predetermined range of electrical values; and 
means for multiplexing the limiter output signal with 
the digital input so that said logarithmic filter 
means operates as both a logarithmic prefilter and a 
first and second capacitors; 17. The signal conversion apparatus as set forth in 
switch means generally operable for executing selec- claim 15 wherein said logarithmic filter-limit-filter cir- 
tive operations including selectively charging at 65 cuit includes an electronic filter having a series of filter 
least one of the first and second capacitors, selec- stage means responsive to the digital input and having 
tively discharging at least one of the first and sec- inputs and outputs in cascade, means for storing electri- 
ond capacitors, and selectively connecting the first cal representations of filter parameters for said filter 
14. Electronic signal conversion apparatus compris- 55 
means for temporarily holding a sample of a first 
analog signal which is to be converted to a first 
digital value; 
means for temporarily holding a second digital value 60 
which is to be converted to an analog level of a 
second analog signal; logarithmic postfilter. 
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stage means, and said series of filter stage means includ- 
ing means for filtering signals through the series of filter 
stage means from a first to a last of said filter stage 
means and then filtering signals back through said series 
of filter stage means from the last to the first of said 
filter stage means. 
18. The signal conversion apparatus set forth in claim 
15 further comprising adaptive logarithmic filter means 
fabricated on one of said VLSI dies and interconnected 
with the circuitry on said first VLSI die and with said 
logarithmic filter-limit-filter circuit. 
19. The signal conversion apparatus as set forth in 
claim 14 further comprising: 
a microphone for generating the first analog signal 
an electrically driven receiver for emitting sound as a 
a logarithmic filter-limit-filter circuit having a digital 
from sounds external to the apparatus; 
function of the second analog signal; and 
26 
signal as the second digital signal to the second 
holding means. 
20. A method of operating an analog-to-digital con- 
verter for converting an analog signal to digital form 
5 using first and second capacitors, comprising the steps 
Of: 
10 
15 
input for receiving the produced digital value and 20 
having a digital output for outputting a digital 
temporarily holding a sample of said analog signal 
which is to be converted to a digital value in said 
first and second capacitors; 
selectively discharging at least one of the first and 
second capacitors, and selectively connecting the 
first and second capacitors so that a redistribution 
of charge between them occurs; and 
performing a sequence of the selective operations 
among which operations the redistribution of 
charge repeatedly occurs a number of times until a 
predetermined electrical condition, involving the 
sample of the analog signal, occurs so that a digital 
value is produced which is representative of the 
digital value of the sample of the analog signal. * * * * *  
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